An INTEL 8080 Cross Assembler for the Modcomp II Minicomputer

M. W. Sievers Communications Systems Research Section

The flexibility of Modcomp's macro assembler has been exploited to implement an INTEL 8080 cross assembler. This simple implementation is very powerful, allowing, for example, macro definitions, and declaration of common and external labels. The cross assembler may be executed on any Modcomp II minicomputer.

I. Introduction

A macro assembler is a special type of assembler that permits the definition of prototype constructs or macros. Each macro prototype is labeled and may consist of other macro references, argument paraforms and/or assembly language code. A macro is referenced by its label; each reference is usually followed by an argument list. During pass 1 of the macro assembler, macro prototypes are placed in a prototype table. Each time the macro assembler recognizes a macro label in the op code field of a source statement, it fetches the prototype for that macro from the table and replaces argument paraforms with arguments from the argument list. The resultant construct is then inserted into the source after the statement in which it was referenced. After completing pass 1, the usual second assembler pass is invoked which produces a complete binary object file.

The flexibility of macro assemblers can be exploited to generate cross assemblers for virtually any machine with

minimal effort. A cross assembler can be implemented by defining a set of macro prototypes whose labels correspond to the mneumonics in the target assembly language. Once these prototypes have been defined, assembly directives for the target machine may be assembled by the host machine's macro assembler.

Binary object produced by the cross assembler described above is not necessarily directly transferable to the target machine. For example, differences may arise in word length or byte ordering. These differences can be resolved by a loader routine. The complexity of the loader naturally depends on the complexity of the differences which it must resolve. It can be expected however, that a loader routine will in general be far simpler to write than an assembler that generates directly transferable object.

This paper will describe an INTEL 8080 cross assembler and loader that executes on a Modcomp II minicomputer. The cross assembler is very flexible

allowing, for example, the definition of macro prototypes, and the declaration of common and external labels. If desired by the user, the loader can write binary output onto paper or magnetic tape for easy transport to an 8080 microcomputer.

II. 8080 Assembler

An 8080 cross assembler has been implemented as described above by defining a collection of macro prototypes written in Modcomp's macro assembly language (ref. section VIII of Modcomp's Assembler Reference Manual, TM16094). These macros are labeled with 8080 mneumonics and collectively stored on disk under the label ASM8080. ASM8080 macros are inserted into an 8080 source program at assembly time via the INSERT directive (ref. section IV, TM16094, for a discussion of the INSERT directive). Once ASM8080 has been inserted, Modcomp's macro assembler can assemble 8080 source code.

Four macro prototypes found in ASM8080 are shown below. The first three macros define, respectively, one-, two-, and three-byte 8080 instructions. The fourth macro is a special address macro which is referenced by triple byte instruction macros (see below).

```
*SINGLE BYTE MACRO
```

HLT MAC

DFC #76

EMP

*DOUBLE BYTE MACRO

IN MAC

DFC #DB

DFC %1

EMP

*TRIPLE BYTE MACRO

CALL MAC

DFC #CD

ADDR %1,%2

EMP

*SPECIAL ADDRESS MACRO

ADDR MAC

IFM %2,A

DFC %1,%2

EXM

```
A AOP
```

DFC #FFFF, %1

EMP

The single byte macro above is typical of all single byte 8080 instruction macros. It consists of a label, in this case HLT (HALT), which corresponds to an 8080 mneumonic, and a DFC (DEFINE CONSTANT) statement. The DFC defines a constant equal to the value of the operation code for the mneumonic.

The macro for the IN (INPUT) instruction shown above is a typical double byte instruction macro. Two DFC statements define, respectively, the operation code for the IN mneumonic and an argument paraform for its operand. As mentioned previously, the argument paraform is replaced by an actual argument at assembly time.

The CALL (CALL SUBROUTINE) macro is a typical three-byte instruction macro. In addition to defining an operation code constant, the address macro ADDR is referenced. ADDR examines the address field of the 8080 source statement. If the address field contains two address bytes, ADDR creates a DFC that defines the values of these bytes. If the address field contains a single address word, ADDR creates a DFC which defines a hexadecimal FFFF and the address word. The hexadecimal FFFF is a flag recognized by the loader which signals it to exchange the bytes in the address.

The 8080 cross assembler is a subset of Modcomp's macro assembler and as such contains the macro assembler's inherent flexibility and limitations. It is permissible therefore to use any of the macro assembler's pseudo operations, such as ORG (ORIGIN), COM (COMMON), RES (RESERVE), DFC (DEFINE CONSTANT), EXT (EXTERNAL), and INT (INTERNAL) to specify program origin, define blocks of common, reserve areas in core and prepare subroutines for subsequent storage in a subroutine library. The reader should refer to Section IV of Modcomp's Assembler Reference Manual for a discussion of these pseudo directives and rules governing their use. Note that Modcomp macro assembler restrictions require that the 8080 source format resemble Figure 1.

A sample cross assembly is shown in Figure 2. As already mentioned, 8080 assembly source statements are constrained to conform to all rules and limitations governing writing in Modcomp's macro assembly language. In addition to these requirements, there are the following nuances particular to this 8080 cross assembler:

- (1) When using 8080 assembly directives that require a register pair, it is necessary to include both register names in the operand field. For example, PUSH B is not acceptable; PUSH BC must be used.
- (2) A special macro called REGDEF is included in the ASM8080 prototype collection. This macro is used to define the value of 8080 registers and register pairs via EQUATE statements. It must be referenced in the 8080 source after all macro prototypes and common definitions but prior to any reference to 8080 registers or register pairs (ref. Figure 1).
- (3) Since the register names (A, B, C, D, E, H, L, M) and register pairs (BC, DE, HL) are defined by EQUATE statements in REGDEF, register names and register pair names may not be used as labels.
- (4) The dollar sign (\$), when used in the operand field of a statement, refers to the current contents of the program counter plus 1.

III. Loader

The purpose of the loader is to compress binary files produced by the cross assembler and to reorder address bytes to be in the order expected by the 8080. The loader may be executed only after all addresses and common have been resolved. Modcomp's link editor should be used as required to perform the resolution function.

The loader is catalogued as a background overlay under the alias LDR. It reads data from the file assigned to BI and writes to the file assigned to BO. Since BI and BO may be assigned to any valid Modcomp file, it is possible for example, to read BI from disk and write BO onto paper tape. This facilitates producing transportable binary object. The BI and BO files must be assigned prior to executing the loader. The loader recognizes special function codes inserted into the binary output of a cross assembly by the macro assembler. These codes inform the loader, for example, to reserve an area in core and initialize that area to a given value, or exchange the bytes in a word. Additionally, the loader recognizes the codes for origin directive and end of object. When one of these codes is found, control is passed to a routine in the loader that handles the particular code. With the exception of the code for exchanging bytes, the function codes are discussed in an appendix of the Modcomp Macro Assembler Reference Manual.

The other function performed by the loader is that of compressing the object file by removing extraneous zero high-order bytes. These bytes are inserted by the macro assembler because it expects to assemble sixteen-bit Modcomp words and not eight-bit 8080 words. Refer to the sample assembly in Figure 2.

Figures 3 through 6 illustrate the flowchart for the loader. The main routine (Figure 3) recognizes the special function codes described above and determines what routine to execute. Subroutine GTRCRD (Figure 4) reads records from the BI file into a core buffer called IBUFF. Subroutine GETWORD (Figure 4) fetches words out of IBUFF and stores them in buffer INEXT. If GETWORD is asked to fetch a word beyond the last word in IBUFF, it calls GTRCRD. Subroutine SCAN (Figures 5 and 6) scans portions of the input buffer for the exchange byte code. If that code is found, SCAN replaces the code with the loworder byte of the next word and shifts the high-order byte of the next word into its low-order byte. Subroutine COMPRESS (Figure 6) examines portions of the input buffer for extraneous zero high-order bytes. If one is found, COMPRESS shifts the next non-extraneous byte into it, thereby removing it. Finally, subroutine PUT-WORD (Fig. 5) places words into an output buffer called OBUFF. PUTWORD will write the output buffer to the BO file when it is full or when an end of object has been found in the input buffer. Figure 7 illustrates the binary produced by the loader.




Fig. 1. Generalized 8080 source format

* ASSEMBLY LANGUAGE PROGRAM * ASSEMBLY LANGU	MODCOMP MACRO ASSEMBLY (X)*H DATE STANDARD-O/S SAMPLE BOBO PROGRAM								
STOP	* THIS IS A SAMPLE INTEL 8080								
B	5		*	PGM	i				
10	. 8		STOP	HLT					
12	10		LOOP	MAC					
14	12			JNC	\$-2				
318	14		COM	INS SO					
320 321 321 322 322 320 322 324 30001 324 326 320 325 326 327 326 327 327 328 327 328 328 329 320 329 320 320 329 320 320 320 320 321 321 322 322 322 322 322 322 322 322	318	C 0001	COM2	CEQ	COM+1				
3222	320			REGDEF	:				
324	322	A 0000	В	EQU	0				
327	324	A 0002		EQU	3				
329 A 0000 BC EQU 0 330 A 0001 DE EQU 1 331 A 0002 HL EQU 2 332 A 0003 SP EQU 3 333 A 0003 SP EQU 3 334 A 0000 PSW EQU 3 335 0500 A 0019 RES 10,25 START SUBR 337 START CALL SUBR 337 START CALL SUBR 340 O500 A 00CD DFC #CD 341 0500 A 00CD DFC #CD 342 0500 A FFFF DFC #FFFF,\$UBR 050F R 050E 343 O510 A 0078 DFC #DFC #FFF,\$ 344 0510 A 0078 DFC #DFC #EB 347 START CALL SUBR 348 0510 A 000D DFC #DFC #FFF,\$ 348 0512 A 0000 DFC #CB 349 0513 A 00CD DFC #CB 350 0514 A FFFF DFC #FFF,\$-2 351 352 0516 A 0000 DFC 0 353 354 0517 A 00DA DFC #DFC #FFF,\$-2 351 352 0516 A 0000 DFC 0 353 354 0517 A 00DA DFC #DFC #FFF,LABLE 356 0518 A FFFF DFC #FFF,LABLE 357 051A A 00CA DFC #DFC #TABLE 358 051B A 001B DFC #TABLE 359 360 051B A 001B DFC #TABLE 361 A 0550 A 003A DFC #TABLE 362 363 0550 A 003A DFC #TABLE 365 367 051A A 00C5 0556 A 5448 DFC #TABLE 365 0556 A 5420 0559 A 5321 0556 A 5420 0559 A 5341 0550 A 4050 0558 A 5420 0559 A 5341 0550 A 2054 0550 A 2054 0550 A 5420 0559 A 5341 0550 A 2054 0550 A 5420 0559 A 5341 0550 A 2054 0550 A 5420 0559 A 5341 0550 A 2054 0550 A 5448	327	A 0005	L,	EQU	5				
331	329	A 0000	BC	EQU	0				
333	331	A 0002	HL	EQU	2				
START SUBR Subre Subre	333 334	A 0003 A 0500		EQU ORG	#500				
338	336	0500 A 0019	CT LDT	EXT	SUBR				
340 341 341 342 050E A FFFF 050F R 050E 343 344 0510 A 0078 345 346 347 348 0511 A 00EB 349 0513 A 00D2 350 0514 A FFFF 0515 R 0512 351 352 0516 A 0000 353 354 0517 A 00DA 355 0518 A FFFF 0519 R 0516 356 357 0518 A 0018 0510 A 0076 361 362 363 364 0510 A 0076 361 365 363 364 0551 A 0055 365 367 368 369 369 360 361 365 367 368 369 369 360 361 365 367 368 369 369 360 361 365 367 368 369 369 360 360 361 361 362 363 364 0551 A 0055 365 367 368 369 0555 A 5448 0550 0558 A 5341 0550 A 4050 0558 A 4050 0558 A 4558 0558 A 4580 0558 A 5320 0559 A 5341 0550 A 4558 0550 A 2049 0560 A 2049 0561 A 5320 0560 A 5448	.338 (339 (OSOB A FFFF	SIAKI	DFC	#CD				
343 344 344 345 346 346 347 348 347 348 350 351 350 351 352 351 352 351 353 354 3553 354 357 351 356 357 351 358 351 357 351 358 351 358 351 359 360 351 361 362 363 363 363 364 365 367 368 367 368 367 368 367 368 367 368 367 368 367 368 367 368 367 368 367 368 367 368 367 368 367 368 367 368 367 368 367 368 367 368 369 369 369 369 369 369 369 369 369 369	340 341 342	050D A 00D2 050E A FFFF		DFC	#D2				
345 346 347 348 0512 A 0000 DFC #EB L(X)P 349 0513 A 00D2 DFC #EFFF, \$-2 0515 R 0512 C A 0000 DFC #EFFF, \$-2 0515 R 0512 C A 0000 DFC #EFFF, \$-2 0515 R 0512 C A 0000 DFC #EFFF, \$-2 C A 0000 DFC A 00000 DFC A 0000 DFC	343								
347	345			XCHG					
350	347			LOOP DFC					
351 352 353 354 0516 A 0000 DFC 0 JC LABLE DFC #DA JC LABLE DFC #DA JC LABLE DFC #DA DFC #DA DFC #FFF, LABLE 356 357 0518 A 00CA JC LABLE DFC #DA DFC #DA DFC #FFF, LABLE 356 357 0518 A 00CA JFC #18,#60 DFC #18,#60 STOP JFC #76 JFC #76 JFC #76 JFC #76 JFC #3A JFFF DFC #76 JFC #3A JFFF DFC #76 JFFF, COM1 361 362 363 0550 A 003A JFFF DFC #3A JFFF DFC #FFF, COM1 365 366 0551 A FFFF DFC #FFF, COM1 DFC #3A JFFF DFC #FFF, COM1 DFC #3A JFFF DFC #FFF, COM1 DFC #3A JFFF DFC #TFFF, COM1 DFC #16*PSW*#C5 PUSH BC DFC #16*PSW*#C5 DFC #THIS IS SAMPLE TEXT** DFC #THIS IS SAMPLE TEXT** DFC #THIS IS SAMPLE TEXT** DFC #50 A 4953 O556 A 4953 O556 A 2054 O556 A 4958 O556 A 5344P O560 A 2049 O561 A 5320 O560 A 5248	350	0514 A FFFF							
353 354 355 356 357 0518 A FFFF 0519 R 0516 357 358 0518 A 0018 0510 A 000A 359 360 361 361 A 0510 A 076 361 A 0550 362 363 363 0550 A 003A 364 0551 A FFFF 0552 C 0000 365 366 367 368 0553 A 00F5 368 0554 A 00C5 369 0555 A 5448 0556 A 4953 0557 A 2049 0558 A 5320 0558 A 4050 0558 A 5420 0550 A 4558 0556 A 2049 0561 A 5320	351		LABLE	DFC					
356 357 358 358 359 360 3512 360 361 361 361 362 363 363 364 3651 365 366 367 368 369 369 369 369 360 369 360 369 360 369 360 361 360 361 361 362 363 364 364 3651 3652 366 367 368 368 369 369 369 369 369 369 369 369 369 369	353 354	0517 A 00DA		DFC	#DA				
357									
359 360 361 361 361 361 362 363 364 365 366 366 366 366 367 368 368 368 369 369 369 369 369 369 369 369 369 369	357			DFC	#CA				
361	359	051C A 0060							
363 0550 A 003A DFC #3A 364 0551 A FFFF O552 C 0000 365 366 0553 A 00F5 DFC 16*PSW+#C5 367 368 0554 A 00C5 369 0555 A 5448 0556 A 4953 0557 A 2049 0558 A 5320 0559 A 5341 0558 A 4050 0556 A 2049 0560 A 2049 0561 A 5320 0560 A 2049 0561 A 5320 0562 A 5448	361			ORG	#550				
365 366 366 367 368 368 369 0554 A 00C5 369 0555 A 5448 0556 A 4953 0557 A 2049 0558 A 5320 0558 A 4050 0556 A 2054 0550 A 4558 0550 A 2049 0561 A 5320 0560 A 2049 0561 A 5320 0562 A 5448	363			DFC	#3A				
367 368 369 0554 A 00C5 369 0555 A 5448 0556 A 4953 0557 A 2049 0558 A 5320 0559 A 5341 055A A 4050 055B A 4045 055B A 4050 055B A 4045 055C A 2054 055C A 5420 370 055F A 534F IEXT2 DFC "S0 IS THIS" 0560 A 2049 0561 A 5320 0562 A 5448	365	0552 C 0000			PSW				
369 0555 A 5448 TEXT! DFC "THIS IS SAMPLE TEXT" 0556 A 4953 0557 A 2049 0558 A 5320 0559 A 5341 055A A 4D50 055B A 4C45 055C A 2054 055D A 4558 055C A 2054 055B A 534F IEXT2 DFC "SO IS THIS" 0560 A 2049 0561 A 5320 0562 A 5448	367			PUSH DFC	BC 16*BC+#C5				
0558 A 5320 0559 A 5341 055A A 4D50 055B A 4C45 055C A 2054 055D A 4558 055E A 53420 370 055F A 534F FEXT2 DFC "S0 IS THIS" 0560 A 2049 0561 A 5320 0562 A 5448		0555 A 5448 0556 A 4953	TEXTI		"THIS IS SAMPLE TEXT"				
055A A 4D50 055B A 4C45 055C A 2054 055D A 4558 055E A 5420 370 055F A 534F IEXT2 DFC "S0 IS THIS" 0560 A 2049 0561 A 5320 0562 A 5448		0558 4 5320							
055C A 2054 055D A 4558 055E A 5420 370 055F A 534F IEXT2 DFC "S0 IS THIS" 0560 A 2049 0561 A 5320 0562 A 5448		055A A 4D50							
055E A 5420 370 055F A 534F IEXT2 DFC "SO IS THIS" 0560 A 2049 0561 A 5320 0562 A 5448		055C A 2054 055D A 4558							
0561 A 5320 0562 A 5448	370	055E A 5420 055F A 534F	ΓEXT2	DFC	"SO IS THIS"				
		0561 A 5320							
371 0564 R 050A END START	371	0563 A 4953		END	START				
\$\$		-22. W 020N							

Fig. 2. Sample assembly





Fig. 3. 8080 loader main program






Fig. 3 (contd)




Fig. 3 (contd)




Fig. 3 (contd)




Fig. 4. 8080 loader subroutine GTRCRD, subroutine GETWORD




Fig. 5. 8080 loader subroutine PUTWORD, subroutine SCAN




Fig. 6. 8080 loader subroutine SCAN, subroutine COMPRESS

FIRST RECORD

RECORD CODE	BYTE COUNT	CHECK SUM	ID
(2 BYTES)	(1 BYTE)	(4 BYTES)	(4 BYTES)
	RECORD DATA		BYTE 200

SECOND AND SUBSEQUENT RECORDS

RECORD CODE (2 BYTES)	BYTE COUNT (1 BYTE)	CHECK SUM (4 BYTES)		
RECORD DATA				

RECORD CODE: 3XX₁₆ INDICATES XXTH₁₆ RECORD

7XX₁₆ INDICATES XXTH₁₆ RECORD; THIS ONE
IS THE LAST RECORD

RECORD DATA

CODE (1 BYTE) OPTIONAL DATA

CODES: 51₁₆ = RESERVE, DATA CONTAINS RES VALUE
50₁₆ = ORIGIN, DATA IS ORIGIN
70₁₆ = END OF OBJECT, NO DATA PRESENT
78₁₆ = END OF OBJECT, DATA = TRANSFER ADDR
ANYTHING ELSE = BYTE COUNT OF DATA BEFORE NEXT CODE

Fig. 7. Loader format